

# A DT 0-2 MASH $\Sigma\Delta$ Modulator with VCO-Based Quantizer for Enhanced Linearity

Tao He, Yun Du, Yang Jiang, Sai-Weng Sin, Seng-Pan U<sup>1</sup>, R.P.Martins<sup>2</sup>

State-Key Laboratory of Analog and Mixed Signal VLSI ([http://www.fst.umac.mo/en/lab/ans\\_vlsi/index.html](http://www.fst.umac.mo/en/lab/ans_vlsi/index.html))

Faculty of Science and Technology, University of Macau, Macao, China

E-mail: pipfrank1988712@gmail.com, TerrySSW@umac.mo

1 - Also with Synopsys - Chipidea Microelectronics (Macao) Limited

2 - On leave from Instituto Superior Técnico/TU of Lisbon, Portugal

**Abstract**—This paper presents a new structure of the discrete time 0-2 MASH sigma-delta modulator implemented with VCO-based quantizer in the second stage. The proposed scheme enhances the linearity of the VCO based quantizer, meanwhile it takes advantage of the intrinsic DEM function and first order noise shaping in the second stage. Besides, the matching requirement is relaxed and the digital canceling filter is largely simplified. Moreover, no additional active adder in or between two stages is needed because of the 0-2 MASH structure, which can save a lot of power. The proposed DT0-2 MASH sigma-delta ( $\Sigma\Delta$ ) modulator with 10MHz signal bandwidth for wideband applications is designed and simulated in Matlab. The performance of the modulator can reach 97dB SNDR under a sampling rate of 1.15GHz.

## I. INTRODUCTION

Delta-sigma modulators are widely used for high resolution and moderate-bandwidth analog to digital converters. Due to the noise shaping function of the modulator, the in-band noise floor can be much lower than in the Nyquist ADC. In order to enhance the ability of noise shaping, and to further reduce the noise floor, increasing the order of the delta-sigma modulator is revealed to be the most efficient way to achieve it. Nevertheless, in higher order (>3) modulator design, the stability constitutes a serious problem. To overcome it, multi-stage topology (MASH) is an efficient structure, where the noise shaping can reach higher order while experiencing the stability of lower order modulators. [1]

Another method to increase the order of the noise shaping leads to the implementation of a new-structure in the ADC with intrinsic noise shaping, like the VCO-based quantizer [2]. Due to the open loop noise shaping the implementation of the VCO-based quantizer can reach a stability of  $n+1$  order, where  $n$  is the order of the loop filter in delta-sigma modulators. However, the main drawback of the VCO-based quantizer is related with its intrinsic nonlinearity. Extremely large harmonics always appear in the signal bandwidth, which seriously degrades the performance [3].

In this paper we propose a DT 0-2 MASH structure which utilizes both the advantages of the MASH structure and




Fig.1 Block diagram of a single-bit VCO-based quantizer.

VCO-based quantizer. Furthermore, the nonlinearity of the VCO-based quantizer can be greatly reduced and the operational amplifier (OPAMP) requirement of the MASH can be significantly relaxed.

The paper is organized as follows. In section II, the main theoretical aspects of VCO-based quantizer will be reviewed. In section III, the proposed novel VCO-based quantizer combined with the DSP implementation details will be presented, followed by the description of the insertion of the quantizer in a  $\Sigma\Delta$  modulator, and simultaneously analyzed with the DAC optimization. Next, the simulation results will be discussed in detail in section IV, and finally, the conclusions will be drawn in section V.

## II. VCO-BASED QUANTIZER AND ITS MASH IMPLEMENTATION

The internal structure of the VCO-based quantizer, shown in Fig.1 uses a multi-phase ring oscillator to achieve voltage-to-frequency conversion mostly in the digital domain. As revealed in [2], the D-flip flops and XOR gate operate as counters and register (with no reset), thus allowing high-speed of operation with small latency.

The tuning characteristic of the VCO cell can be described as,

$$\Phi_{VCO}(t) = 2\pi K_v \int V_{Tune}(t) dt \quad (1)$$

where the phase output of the VCO cell is proportional to the integration of the VCO tuning input. The  $K_v$  is the ratio of frequency to tuning voltage, which is also the source of the VCO nonlinearity, as shown in Fig. 2. The linearity of the

VCO is only adequate for very small input signal swing (less than 50mv). When the input swing becomes larger the linearity would be considerably degraded.




Fig.2 Tuning characteristic of the VCO.




Fig.31-1 MASH implemented with VCO.

Therefore, practically, the VCO-based quantizer is not a high performance quantizer due to the serious nonlinearity of the VCO that dramatically affects the performance of the modulator. One of the highest impacts of its nonlinearity is the introduction of harmonic distortion that can significantly degrade the performance of the quantizer. Further tests within the CT  $\Sigma\Delta$  modulator show that this nonlinearity will enhance the noise floor when mismatch and nonlinearity in the DAC feedback are increased. Then, the nonlinearity of the VCO-based quantizer has always been considered as the most important bottleneck limiting the attainment of high resolution by the VCO-based quantizer.

In [4], a DT 1-1 MASH structure is proposed where the 1<sup>st</sup> stage is achieved with a 1<sup>st</sup> order DT delta-sigma modulator and the VCO-based quantizer is implemented in the 2<sup>nd</sup> stage, as shown in Fig. 3. There, the small quantization noise value is the input of the second stage VCO-based quantizer, therefore the nonlinearity of the VCO is significantly relaxed.

However, there are two drawbacks that turn this MASH in a not so competitive structure. Firstly, and inherently to a MASH topology, the matching between the digital and analog transfer functions should be perfect; otherwise the leakage of the quantization noise from the 1<sup>st</sup> stage will appear directly in the output of the modulator. This is one of the serious disadvantages when trying to achieve a high-performance MASH modulator. To combat this leakage error the OPAMP in the first stage should obey very high requirements to improve the matching. For example, in [4] the OPAMP has a gain of 65dB and consumes 3.5mW, which is a considerable large power budget.

The second drawback comes from the lack of a stable virtual ground at the input of the VCO-based quantizer, thus an active adder has to be introduced to generate the error of the 1<sup>st</sup> stage noise. Also in [4], this active adder consumes a large power value (2.4mW).




Fig.4 Proposed 0-2 MASH with VCO-based quantizer.




Fig.5 Overload range of the 0-2 MASH topology.

### III. PROPOSED 0-2 MASH WITH VCO-BASED QUANTIZER

#### A. Proposed 0-2 MASH Architecture

The proposed DT 0-2 MASH with VCO-based quantizer is exhibited in Fig.4. The first stage is composed by a multi-bit flash ADC with  $M_1$  level reference while a delta-sigma modulator with an integrator and a VCO-based quantizer implements the second stage.

The number of bits in the 1<sup>st</sup> stage is directly related with the input of the second stage, which also guarantees the stability of the 0-2 MASH topology [5]. An example of the output  $q_1$ , as shown in Fig. 4, in the first stage is graphically illustrated in Fig. 5 for a sinusoidal input and 8 levels in  $Q_1$ . If the input does not overload the first-stage the signal  $q_1$  is only the quantization noise of that first stage. While if the input exceeds the reference voltage of the quantizer in the first stage  $V_{ref,Q1}$ , the signal in the second-stage will include an input-signal component. However, the modulator is still stable and operational after overloading  $Q_1$  as long as the maximum input-signal level into the 0-2 MASH topology is smaller than,

$$x_{max} = k \frac{V_{ref,Q2}}{G} + V_{ref,Q1} (1 - M_1^{-1}) \quad (2)$$

where  $k$  is a constant ranging from 50 to 80% [4] which depends on the loop order and number of bits in the quantizer  $Q_2$ , and  $G$  is the inter-stage gain that is bounded by the reference voltages of  $Q_1$  and  $Q_2$  as calculated below,

$$G \leq k \frac{V_{\text{ref},Q2}}{V_{\text{ref},Q1}} M_1 \quad (3)$$

When compared with the traditional modulator where the maximum input voltage should be  $x_{\text{max}} = k V_{\text{ref},Q1}$ , the stability tolerance becomes larger by the factor  $V_{\text{ref},Q2}/V_{\text{ref},Q1}(1-M_1^{-1})$ .




Fig.6 THD versus number of bits of Q1.

This means that the 0-2 MASH structure can achieve a good second order noise shaping even with an enlarged signal swing for a small number of levels in the first-stage quantizer. Also from Eq.(2), it is possible to conclude that if the number of levels in the first stage is higher, then this implies enhanced tolerance in the stability of the modulator.

Because the VCO-based quantizer is implemented in the second stage, the linearity of the VCO will introduce harmonics from second stage into the overall modulator, which cannot be shaped by active filters. While the number of bits in the 1<sup>st</sup> stage ADC directly determines the residue signal (also the input of the second stage) processed in the second stage, it would be necessary to decide it in advance. Fig.6 illustrates the curve of total harmonic distortion (THD) varying with the number of bits in the ADC's 1<sup>st</sup> stage. From there, it can be deduced that as the number of bits in the first stage increases, which means that the input signal swing in the second stage reduces, the THD curve becomes flatter. Furthermore, when the number of bits reaches 16 or is even higher, the THD will no longer dominate the performance, thus promising good linearity.

Since the 1<sup>st</sup> stage is composed by a flash ADC it implies only a unit transfer function. Therefore, no mismatch between the analog and digital transfer functions will appear. Plus, due to the open-loop intrinsic noise shaping function of the VCO the loop filter is of 1<sup>st</sup> order. Hence, only a simple unit delay is needed in the digital cancellation. This advantage can also be implemented into higher order in the second stage.

For the DT 0-2 MASH,

$$y = H_1(x + \varepsilon_1) - H_2(\text{STF}_{1\text{st}} \cdot \varepsilon_1 + \text{NTF}_{1\text{st}} \cdot \text{NTF}_{\text{VCO}} \cdot \varepsilon_2) \quad (4)$$

$$\text{as } \text{NTF}_{1\text{st}} = \text{NTF}_{\text{VCO}} = 1 - Z^{-1} \text{ and } \text{STF}_{1\text{st}} = Z^{-1}.$$

The digital cancellation only contains a  $H_1$  of  $Z^{-1}$  and a unit  $H_2$ . Hence, the final noise transfer function can become

$$\begin{aligned} y &= Z^{-1}(x + \varepsilon_1) - (Z^{-1} \cdot \varepsilon_1 + (1 - Z^{-1})^2 \cdot \varepsilon_2) \\ &= Z^{-1}x + (1 - Z^{-1})^2 \cdot \varepsilon_2 \end{aligned} \quad (5)$$

Similarly, in 0-N MASH, the  $H_1$  can be one order higher than in the original case, which has a function of  $Z^{-(n-1)}$ .

Besides, the active adder can be eliminated in this structure because it can be combined with the integrator of the second stage. Contrarily to the 1<sup>st</sup> stage's OPAMP, the requirement of 2<sup>nd</sup> stage's OPAMP can be greatly relaxed.




Fig.7 Input swings of the integrator and VCO-based quantizer.

### B. Design Example

In the Matlab, we modeled the proposed DT0-2 MASH structure. The sampling frequency is set at 1.15MHz and the signal bandwidth of the modulator is 10MHz, with the target of designing a modulator with SNDR over 80dB. According to Fig. 6a flash ADC that has over 4-bit in the first stage is chosen for linearity considerations. The inter-stage gain  $G$  is equal to 1. The simulated input signal swing of the second stage and input signal swing of the VCO-based quantizer are shown in Fig. 7. As it was mentioned before the swing is small enough for a good linearity of the VCO, which ensures the low distortion characteristic and high SNDR. Besides, due to the relaxed matching between the analog and the digital transfer functions, the OPAMP's requirements are relaxed.

Fig.8 shows the SNDR changing with the gain of the OPAMP in the second stage, where it is shown that when the gain is over 200 the SNDR is stabilized. Since there is only quantization noise in the 1<sup>st</sup> stage the signal swing of the OPAMP is extremely small, thus reducing its slew-rate requirements. Fig.9 shows the change of SNDR over slew-rate with different levels of the 1<sup>st</sup> stage ADC, being clear that choosing a higher bit ADC in the 1<sup>st</sup> stage also enhances the performance. The SNDR versus the Gain-Bandwidth product (GBW) of the OPAMP is presented in Fig.10. For a GBW over 2GHz the SNDR is almost stable when the first stage quantizer has 16 levels of the reference voltage.

Hence, in the proposed DT 0-2 MASH with VCO-based quantizer a high-bit ADC is necessary in the first stage, which can bring along benefits both in terms of increased linearity and simplification of the OPAMP in the 2<sup>nd</sup> stage. However, it is clear that a higher number of bits in the flash ADC means a larger number of comparators, and also a more complex DWA circuit in the DAC. Therefore, the flash ADC in the 1<sup>st</sup> stage is set to have 4-bit.

## IV. SIMULATION RESULTS

The proposed 0-2 MASH with VCO-based quantizer has been modeled with MATLAB. A 4-bit flash ADC is implemented in the 1<sup>st</sup> stage. The OPAMP in the 2<sup>nd</sup> stage is

modeled with a gain equal to 200(45dB) and GBW equal to 2GHz, which can be achieved with a single stage OPAMP structure. The output spectrum is presented in Fig. 11 where it is shown that the SNDR of the modulator is 97dB. Although it can be observed that the harmonics still appear in the signal bandwidth of interest, it is no longer the nonlinearity of the VCO-based quantizer that causes the degeneration of the performance. Instead the negative contribution to it has shifted to the finite gain of the OPAMP in the 2<sup>nd</sup> stage integrator. In conclusion, increasing the OPAMP's gain can further enhance the SNDR without any harmonics in the power spectrum, but that will imply higher power consumption. When compared with the traditional 2<sup>nd</sup> modulator with VCO shown in red (Fig. 11), the harmonic distortion has decreased by 33dB, and that's really a considerable improvement in VCO's linearity. The detailed summary of modulator's performance is shown in Table 1.

TABLE I

SUMMARY OF THE PERFORMANCE OF THE MODULATOR

Specification	Value
Sampling Frequency	1.15GHz
Input Bandwidth	10MHz
1 <sup>st</sup> ADC	4-bit flash
2 <sup>nd</sup> ADC	5-bit VCO-based
OPAMP gain	45dB
OPAMP GBW	2GHz
Peak SNDR	97dB

## V. CONCLUSIONS

A DT 0-2 MASH with VCO based quantizer, that eliminates the loop filter in the 1<sup>st</sup> stage, to relax the matching requirements, has been proposed in this paper. A 4-bit flash ADC is implemented in the 1<sup>st</sup> stage, and the linearity of the VCO-based quantizer has been significantly increased due to the small residue input swing. The open loop intrinsic noise shaping function of the VCO-based quantizer allows a significant simplification of the digital canceling filter. Besides, no active adder is necessary in the proposed structure. A design example is presented and simulated with the corresponding MATLAB model where the proposed modulator can reach a SNDR of 97dB with 10MHz bandwidth at a sampling-rate of 1.15GHz.

## ACKNOWLEDGMENT

This work was financially supported by Research Grants of University of Macau and Macao Science & Technology Development Fund (FDCT).

## REFERENCES

[1] R. Schreier and G. C. Temes, *Understanding Delta-Sigma Data Converters*, Piscataway, NJ: IEEE Press 2005.  
 [2] Matthew Park and Michael H. Perrott, "A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time  $\Sigma\Delta$  ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$ m CMOS", in *IEEE Journal of Solid-State Circuits*, Vol. 44, No. 12, pp. - , Dec. 2009.

[3] Matthew Z. Straayer and Michael H. Perrott, "A 12-Bit, 10-MHz Bandwidth, Continuous-Time  $\Sigma\Delta$  ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer", in *IEEE Journal of Solid-State Circuits*, Vol. 43, No. 4, pp. - , Apr. 2008.  
 [4] Asl, S.Z., Saxena, S., Hanumolu, P.K., Mayaram, K., and Fiez, T.S., "A 77dB SNDR, 4MHz MASH  $\Delta\Sigma$  modulator with a second-stage multi-rate VCO-based quantizer," in *Proceedings of IEEE CICC*, pp. 1-4, Sep. 2011.  
 [5] Gharbiya, A., Johns, D.A., "A 12-bit 3.125 MHz Bandwidth 0-3 MASH Delta-Sigma Modulator", in *IEEE Journal of Solid-State Circuits*, Vol. 44, No. 7, pp. - , Jul. 2009.




Fig. 8 Simulated Opamp Gain versus SNDR.




Fig. 9 Simulated Opamp Slew Rate versus SNDR.




Fig. 10 Simulated Opamp GBW versus SNDR.




Fig. 11 PSD of the proposed DT 0-2 MASH structure